Split-Precharge Differential Noise-Immune Threshold Logic Gate (SPD-NTL)
نویسندگان
چکیده
After a short review of the state-of-the-art, a new low-power differential threshold logic gate is introduced: split-precharge differential noiseimmune threshold logic (SPD-NTL). It is based on combining the split-level precharge differential logic, with a technique for enhancing the noise immunity of threshold logic gates: noise suppression logic. Another idea included in the design of the SPD-NTL gates is the use of two threshold logic banks implementing f and f_bar, and working together with the noise suppression logic blocks for enhanced performances. Simulations in 0.25 μm CMOS @ 2.5 V show the functionality of the gate up to 2 GHz. An advanced layout based on high matching centroid techniques is currently under development.
منابع مشابه
Locally Asynchronous Logic Circuits
Abslrucb-New CMOS differential logic circuits, callsd asynchronous latched CMOS differential logic (ALCDL) circuits, are proposed and analyzed. The ALCDL can implement a complex function in a single gate and achieve high operation speed without dc power dissipation. New CMOS differential latches, which can be used to prevent extra transitions and reduce the power dissipation, are also proposed....
متن کاملSplit-Level Precharge Differential Logic: A New Type of High-Speed Charge-Recycling Differential Logic
In this paper, a new charge-recycling differential logic named split-level precharge differential logic (SPDL) is presented. It employs a new push–pull type output driver which is simple and separated from the NMOS logic tree. Therefore, it can improve energy efficiency, driving capability, and reliability compared with the previous differential logic structures which use cross-coupled inverter...
متن کاملNoise Tolerance Dynamic CMOS Logic Design with Current Mirror Circuit
Dynamic CMOS logic circuits are used in high performance VLSI chips in order to achieve very high system performance. These circuits requires less number of transistors as compare to CMOS logic circuits Dynamic logic circuits are much affected by noise as compared to static CMOS circuit. This is due to the fact that dynamic logic circuits have lower value of switching threshold voltage, which i...
متن کاملA Compact High-Speed (31,5) Parallel Counter Circuit Based on Capacitive Threshold-Logic Gates
A novel high-speed circuit implementation of the (31,5)-parallel counter (i.e., population counter) based on capacitive threshold logic (CTL) is presented. The circuit consists of 20 threshold logic gates arranged in two stages, i.e., the parallel counter described here has an effective logic depth of two. The charge-based CTL gates are essentially dynamic circuits which require a periodic refr...
متن کاملDual Threshold Voltage Domino Logic Synthesis for High Performance with Noise and Power Constraint
We introduce a new dual threshold voltage technique for domino logic. Since domino logic is much more sensitive to noise, noise margins have to be taken into account when applying dual threshold voltages to domino logic. To guarantee the signal integrity in domino logic, we carefully consider the effect of transistor sizing and threshold voltage selection. For optimal design, tradeoffs need to ...
متن کامل